1 |
Cheng Hsiang Liu, Jyun Ling Tsai, Hung Hsien Chang, Chang Lun Lu, Shih Ching Chen, “ Integrated Process Characterization and Fabrication Challenges for 2.5D IC Packaging Utilizing Silicon Interposer with Backside Via Reveal Process”, Proceedings of 2014Electronic Components&Technology Conference , pp.1628-1634, May 2014. DOI: https://doi.org/10.1109/ECTC.2014.6897513 |
미소장 |
2 |
John H. Lau, “Recent Advances and New Trends in Flip Chip Technology”, J. Electronic Package , Vol.138, Issue3, Sep 2016. DOI: https://doi.org/10.1115/1.4034037 |
미소장 |
3 |
W. Lin, “A Feasible Method to Predict Thin Package Actual Warpage Based on an FEM Model Integrated with Empirical Data", Proceedings of IEEE 65th Electronic Components and Technology Conference , May 2015. DOI: https://doi.org/10.1109/ECTC.2015.7159874 |
미소장 |
4 |
SeonMo Gu, Billy Ahn, MyoungSu Chae, Seng Guan Chow, Gwang Kim and Eric Ouyang, “Impact of Copper Densities of Substrate Layers on the Warpage of IC Packages”, Journal of the Microelectronics &Packaging Society , Vol.20, No.4, pp.59-63. 2013. DOI: http://dx.doi.org/10.6117/kmeps.2013.20.4.059 |
미소장 |
5 |
Study of package warp behavior for high-performance flip-chip BGA  |
미소장 |
6 |
Cha Gyu Song, Sung-Hoon Choa, “Numerical Study of Warpage and Stress for the Ultra Thin Package”, Journal of the Microelectronics & Packaging Society , Vol.17, No.4, pp.49-60, 2010. |
미소장 |
7 |
Soon kwan Hong, “An Analysis of the Substrate Displacement by the Thin Film Pattern”, Proceedings of KAIS(The Korea Academical-Industrial cooperation Society) Autumn Conference , pp.154-156, Dec. 2015. |
미소장 |
8 |
L. D. Landau, E. M. Lifshitz, “Theory of Elasticity”, Pergamon Press, 3rd Edition, Chap1, 1976. |
미소장 |
9 |
S. Timoshenko, J. N. Goodier, “Theory of Elasticity”, McGraw-HILL Book Company, 2nd Edition, Chap1, 1951. |
미소장 |