권호기사보기
기사명 | 저자명 | 페이지 | 원문 | 기사목차 |
---|
대표형(전거형, Authority) | 생물정보 | 이형(異形, Variant) | 소속 | 직위 | 직업 | 활동분야 | 주기 | 서지 | |
---|---|---|---|---|---|---|---|---|---|
연구/단체명을 입력해주세요. |
|
|
|
|
|
* 주제를 선택하시면 검색 상세로 이동합니다.
The importance of load-to-use latency has been highlighted as state-of-the-art computing cores adopt deep pipelines and high clock frequencies. The cascaded cache was recently proposed to reduce the access cycle of the L1 cache by utilizing differences in latencies among banks of the cache structure. However, this study assumes the cache is comprised of SRAM, making it unsuitable for direct application to non-volatile memory-based systems. This paper proposes a novel mechanism and structure for lowering dynamic energy consumption. It inserts monitoring logic to keep track of swap operations and write counts. If the ratio of swap operations to total write counts surpasses a set threshold, the cache controller skips the swap of cache blocks, which leads to reducing write operations. To validate this approach, experiments are conducted on the non-volatile memory-based cascaded cache. The results show a reduction in write operations by an average of 16.7% with a negligible increase in latencies.
번호 | 참고문헌 | 국회도서관 소장유무 |
---|---|---|
1 | J. L. Hennessy and D. A. Patterson, “Computer Organization and Design RISC-V Edition: The Hardware Software Interface”, Morgan Kaufmann, 2017. | 미소장 |
2 | Shen, John Paul, and Mikko H. Lipasti, “Modern processor design: fundamentals of superscalar processors”, Waveland Press, 2013. | 미소장 |
3 | Arm Developer, “Cortex-R7 processor,” 2021; https://developer.arm.com/ip-products/processors/cortex-r/cortex-r7. | 미소장 |
4 | Intel, “Developers, Tools, Instruction Set Architecture Extensions, Memory Performance,”https://www.intel.com/content/www/us/en/developer/articles/technical/memory-performance-in-a-nutshell.html., 2023. | 미소장 |
5 | C. Kim, D. Burger, and S. W. Keckler, “Nonuniform cache architectures for wire-delay dominated on-chip caches,” IEEE Micro, vol. 23, no. 6, pp. 99-107, 2003. | 미소장 |
6 | M. Rapp, A. Pathania, T. Mitra, and J. Henkel, “Neural network-based performance prediction for task migration on S-NUCA many-cores,” IEEE Transactions on Computers, vol. 70, no. 10, pp. 1691-1704, 2021. | 미소장 |
7 | Choi, Juhee, and Heemin Park. "Cascaded Cache Based on Recently Used Order for Latency Optimization for IoT." Journal of Computing Science and Engineering 15.3 (2021): 107-114. | 미소장 |
8 | Fantini, Paolo. "Phase change memory applications: the history, the present and the future." Journal of Physics D: Applied Physics 53.28 (2020): 283002. | 미소장 |
9 | Wang, K. L., J. G. Alzate, and P. Khalili Amiri. "Low-power non-volatile spintronic memory: STT-RAM and beyond." Journal of Physics D: Applied Physics 46.7 (2013): 074003. | 미소장 |
10 | Pan, Xiao, and T. P. Ma. "Retention mechanism study of the ferroelectric field effect transistor." Applied Physics Letters 99.1 (2011). | 미소장 |
11 | S. Tehrani et al., “Magnetoresistive random access memory using magnetic tunnel junctions,” Proceedings of the IEEE, vol. 91, No. 5, pp. 703-714, 2003. | 미소장 |
12 | J. Liu, et al. “Voltage-induced magnetization switching method utilizing dipole coupled magnetic tunnel junction,” Journal of Magnetism and Magnetic Materials, Vol. 513, pp. 167105. 2020. | 미소장 |
13 | J. Power, J. Hestness, M. S. Orr, M. D. Hill, and D. A. Wood, “gem5-gpu: A heterogeneous cpu-gpu simulator,” IEEE Computer Architecture Letters, Vol. 14, No. 1, pp. 34–36, 2015. | 미소장 |
14 | J. Henning, “Spec cpu2006 benchmark descriptions,” SIGARCH Comput. Archit. News, Vol. 34, No. 4, pp. 1–17, 2006. | 미소장 |
*표시는 필수 입력사항입니다.
*전화번호 | ※ '-' 없이 휴대폰번호를 입력하세요 |
---|
기사명 | 저자명 | 페이지 | 원문 | 기사목차 |
---|
번호 | 발행일자 | 권호명 | 제본정보 | 자료실 | 원문 | 신청 페이지 |
---|
도서위치안내: / 서가번호:
우편복사 목록담기를 완료하였습니다.
*표시는 필수 입력사항입니다.
저장 되었습니다.