권호기사보기
| 기사명 | 저자명 | 페이지 | 원문 | 기사목차 |
|---|
결과 내 검색
동의어 포함
| 번호 | 참고문헌 | 국회도서관 소장유무 |
|---|---|---|
| 1 | M. Powell, S.H. Yang, B. Falsafi, K. Roy, and T.N. Vijaykumar, “Gated-Vdd : A circuit technique to reduce leakage in deep-submicron cache memories,”In Proceedings of International Symposium on Low Power Electronics and Design, pp. 90-95, July 2000. | 미소장 |
| 2 | S. J. E. Wilson, N. P. Jouppi, “An enhanced access and cycle time model for on-chip caches,” Technical Report 93/5, Digital Equipment Corporation, Western Research Laboratory, 1994. | 미소장 |
| 3 | N. P. Jouppi, “Improving Direct-Mapped Cache Perfor mance by the Addition of a Small Fully-Associative Cache and Prefetch Buffers,” In Proceedings of 17thAnnual International Symposium on Computer Architecture, pp. 364-373, June 1990. | 미소장 |
| 4 | Low-power Filter Cache Design Technique for Multicore Processors | 소장 |
| 5 | J.H. Kong, S.W. Chung, “Recent Thermal Management Techniques for Microprocessors,” Communications of KIISE, Vol. 27, No. 11, pp. 72~79, Nov. 2009 | 미소장 |
| 6 | F. Pollack. “New Microarchitecture Challenges in the Coming Generations of CMOS Process Technologies,” International Symposium on Microarchitecture (MICRO-32) keynote speech, 1999. | 미소장 |
| 7 | P. Dadvar, K. Skadron, “Potential thermal security risks,” In Proceedings of the IEEE/ASME Semiconductor Thermal Measurement, Modeling,and Management Symposium (SEMI-THERM), pp. 229–234, March 2005. | 미소장 |
| 8 | Thermal Management for Multi-core Processor and Prototyping Thermal-aware Task Scheduler | 소장 |
| 9 | S. Gunther, F. Binns, D. Carmean, and J. Hall. “Managing the Impact of Increasing Microprocessor Power Consumption,” Intel Technology Journal, 5, Feb. 2001. | 미소장 |
| 10 | J.H. Jeong, “Heat-radiant and Cooling Device of Central Processing Unit and Peripheral devices,” JOURNAL OF KOREA INTELLECTUAL PATENT SOCIETY, Vol 8, No. 4, pp. 33-43, Dec. 2006. | 미소장 |
| 11 | L. Yeh, R. Chy, “Thermal Management of Microel ectronic Equipment,” American Society of Mechanical Engineering, 2001. | 미소장 |
| 12 | Z. Zhijun, L. R. Hoover, and A. L. Phillips, “Advanced thermal architecture for cooling of high power electronics,” Components and Packaging Technologies, IEEE Transactions on, vol. 25, no. 4, pp. 629-634, Dec. 2002. | 미소장 |
| 13 | Processor Design Technique for Low-Temperature Filter Cache | 소장 |
| 14 | K. Sankaranarayanan, S. Velusamy, M. Stan, and K. Skadron, “A Case for Thermal-Aware Floorplanning at the Microarchitectural Level,” Journal of Instruction-Level Parallelism, vol. 7, pp. 1-16, July 2005. | 미소장 |
| 15 | D. Brooks and M. Martonosi, “Dynamic Thermal Management for High-Performance Microprocessors,” In Proceedings of the 7th International Symposium on High-Performance Computer Architecture, pp. 172-182, Jan. 2001. | 미소장 |
| 16 | K. Choi, R. Soma, M. Pedram, “Dynamic voltage and frequency scaling based on workload decomposition,” In Proceedings of the 2004 international symposium on Low power electronics and design, pp. 174-179, Aug. 2004. | 미소장 |
| 17 | L. Benini, G. De Micheli, E. Macii, M. Poncino, R. Scarsi, “Symbolic synthesis of clock-gating logic for power optimization of synchronous controllers,” In Transactions on Design Automation of Electronic Systems (TODAES), vol. 4, issue. 4, pp. 351-375, Oct. 1999. | 미소장 |
| 18 | R. Mahajan, “Thermal Management of CPUs: A Perspective on Trends, Needs, and Opportunities,” In the 8th International Workshop on THERMal INvestigations of ICs and Systems 2002. | 미소장 |
| 19 | “Energy-Optimal Dynamic Thermal Management : Computation and Cooling Power-Optimization”, Donghwa Shin, Sung Woo Chung, Eui-Young Chung, Naehyuk Chang, IEEE Trans. On Industrial Informatics, Vol. 6, No 3. Aug. 2010 | 미소장 |
| 20 | Peltier Module, http://blog.daum.net/iantech/6045548 | 미소장 |
| 21 | Heat-Pipe, http://withnotebook.tistory.com/55 | 미소장 |
| 22 | HWMonitor, http://www.cpuid.com | 미소장 |
| 23 | A. K. Coskun, A. B. Kahng, T. S. Rosing, “Tempe rature- and Cost-Aware Design of 3D Multiprocessor Architectures,” In Proceedings of 12th Euromicro Conference on Digital System Design and Architectures, Methods and Tools, pp. 183-190, 2009. | 미소장 |
*표시는 필수 입력사항입니다.
| 전화번호 |
|---|
| 기사명 | 저자명 | 페이지 | 원문 | 기사목차 |
|---|
| 번호 | 발행일자 | 권호명 | 제본정보 | 자료실 | 원문 | 신청 페이지 |
|---|
도서위치안내: / 서가번호:
우편복사 목록담기를 완료하였습니다.
*표시는 필수 입력사항입니다.
저장 되었습니다.