| 1 |
Radiation effects in SOI technologies  |
미소장 |
| 2 |
A review of the pseudo-MOS transistor in SOI wafers: operation, parameter extraction, and applications  |
미소장 |
| 3 |
Y.-H. Bae, B.-G. Kim, and K.-W. Kwon, “Electrical characterization of nano SOI wafer by pseudo MOSFET”, J. of KIEEME (in Korean), Vol. 18, No. 12, p. 1075, 2005. |
미소장 |
| 4 |
S. Cristoloveanu and T. Elewa, “Model for carrier lifetime extraction from pseudo -MOSFET transients”, Eelectronics Letters, Vol. 32, No. 21, p. 2021, 1996. |
미소장 |
| 5 |
Y. H. Bae, K. W. Kwon, J. H. Lee, J. H. Lee, H. J. Woo, and S. Cristoloveanu, "Effects of etching processes on the properties of pseudo-MOSFETs for the UTSOI characterization", Silicon on Insulator Technology and Devices 12, PV 2005-03, The Electrocheminal Soc., p. 295, 2005. |
미소장 |