본문 바로가기 주메뉴 바로가기
국회도서관 홈으로 정보검색 소장정보 검색

결과 내 검색

동의어 포함

목차보기

Title page 1

Contents 1

Abstract 1

Introduction 2

1. Mapping the semiconductor supply chain: Advanced vs legacy chips 4

1.1. Design and IP: The United States' edge 5

1.2. Fabrication: Differs by node 5

1.3. Equipment and materials: Transatlantic and allied strength 6

1.4. Strategic takeaways 6

2. The US semiconductor resilience strategy: The sword and the shield 7

2.1. The CHIPS Act: Big money, big bets 7

2.2. Beyond the giants: Tacking the legacy chips problem 8

2.3. Export controls: Buying time by kneecapping rivals 9

2.4. Trade enforcement: Tariffs and Section 232/301 hammer 10

2.5. Gaps, risks and the Trump factor 10

3. Transatlantic semiconductor cooperation: What's realistic, what's necessary 11

3.1. Aligning incentives without fighting over the same fabs 11

3.2. Keeping the export controls front aligned 12

3.3. Crisis coordination: Early warning, not empty summits 13

3.4. Joint R&D and standards: Quiet wins, not grandiose pledges 13

3.5. Co-investment mechanisms: A semiconductor venture fund 14

3.6. Practical recommendations 14

4. Conclusion: A resilience architecture for an uncertain era 14

References 16